

PATENT COOPERATION TREATY

PCT

REC'D 10 JAN 2005

WIPO PCT

INTERNATIONAL PRELIMINARY EXAMINATION REPORT

(PCT Article 36 and Rule 70)

Applicant's or agent's file reference FIS920020139	<div style="display: flex; justify-content: space-between;"> <div>FOR FURTHER ACTION</div> <div>See Notification of Transmittal of International Preliminary Examination Report (Form PCT/IPEA/416)</div> </div>	
International application No. PCT/US02/41181	International filing date (day/month/year) 20 December 2002 (20.12.2002)	Priority date (day/month/year)
International Patent Classification (IPC) or national classification and IPC IPC(7): H01L 21/44, 21/48, 21/50, 21/331, 21/30, 21/46 and US Cl.: 438/109, 118, 367, 459, 612, 977		
Applicant INTERNATIONAL BUSINESS MACHINES CORP.		

1. This international preliminary examination report has been prepared by this International Preliminary Examining Authority and is transmitted to the applicant according to Article 36.
2. This REPORT consists of a total of 3 sheets, including this cover sheet.

☒ This report is also accompanied by ANNEXES, i.e., sheets of the description, claims and/or drawings which have been amended and are the basis for this report and/or sheets containing rectifications made before this Authority (see Rule 70.16 and Section 607 of the Administrative Instructions under the PCT).

 These annexes consist of a total of 3 sheets.

3. This report contains indications relating to the following items:

- I ☒ Basis of the report
- II ☐ Priority
- III ☐ Non-establishment of report with regard to novelty, inventive step and industrial applicability
- IV ☐ Lack of unity of invention
- V ☒ Reasoned statement under Article 35(2) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement
- VI ☐ Certain documents cited
- VII ☐ Certain defects in the international application
- VIII ☐ Certain observations on the international application

Date of submission of the demand 20 July 2004 (20.07.2004)	Date of completion of this report 15 October 2004 (15.10.2004)
Name and mailing address of the IPEA/US Mail Stop PCT, Attn: IPEA/US Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450 Facsimile No. (703) 305-3230	Authorized officer DEBORAH A. THOMAS PARALEGAL SPECIALIST Telephone No. (571)272-2815 GROUP 1300 <i>[Signature]</i>

INTERNATIONAL PRELIMINARY EXAMINATION REPORT

International application No.

PCT/US02/41181

I. Basis of the report**1. With regard to the elements of the international application:***

- ☐ the international application as originally filed.
- ☒ the description:
pages 1-12 _____ as originally filed
pages NONE _____, filed with the demand
pages NONE _____, filed with the letter of _____.
- ☒ the claims:
pages 13 _____, as originally filed
pages NONE _____, as amended (together with any statement) under Article 19
pages NONE _____, filed with the demand
pages 14-16 _____, filed with the letter of 15 October 2004 (15.10.2004)
- ☒ the drawings:
pages 1-22 _____, as originally filed
pages NONE _____, filed with the demand
pages NONE _____, filed with the letter of _____.
- ☐ the sequence listing part of the description:
pages NONE _____, as originally filed
pages NONE _____, filed with the demand
pages NONE _____, filed with the letter of _____.

2. With regard to the language, all the elements marked above were available or furnished to this Authority in the language in which the international application was filed, unless otherwise indicated under this item.

These elements were available or furnished to this Authority in the following language _____ which is:

- ☐ the language of a translation furnished for the purposes of international search (under Rule 23.1(b)).
- ☐ the language of publication of the international application (under Rule 48.3(b)).
- ☐ the language of the translation furnished for the purposes of international preliminary examination (under Rules 55.2 and/or 55.3).

3. With regard to any nucleotide and/or amino acid sequence disclosed in the international application, the international preliminary examination was carried out on the basis of the sequence listing:

- ☐ contained in the international application in printed form.
- ☐ filed together with the international application in computer readable form.
- ☐ furnished subsequently to this Authority in written form.
- ☐ furnished subsequently to this Authority in computer readable form.
- ☐ The statement that the subsequently furnished written sequence listing does not go beyond the disclosure in the international application as filed has been furnished.
- ☐ The statement that the information recorded in computer readable form is identical to the written sequence listing has been furnished.

4. ☒ The amendments have resulted in the cancellation of:

- ☒ the description, pages none
- ☒ the claims, Nos. none
- ☒ the drawings, sheets/~~fig~~ none

5. ☐ This report has been established as if (some of) the amendments had not been made, since they have been considered to go beyond the disclosure as filed, as indicated in the Supplemental Box (Rule 70.2(c)).**

* Replacement sheets which have been furnished to the receiving Office in response to an invitation under Article 14 are referred to in this report as "originally filed" and are not annexed to this report since they do not contain amendments (Rules 70.16 and 70.17).

** Any replacement sheet containing such amendments must be referred to under item 1 and annexed to this report.

INTERNATIONAL PRELIMINARY EXAMINATION REPORT

International application No.
PCT/US02/41181**V. Reasoned statement under Rule 66.2(a)(ii) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement****1. STATEMENT**

Novelty (N)	Claims <u>1-14</u>	YES
	Claims <u>NONE</u>	NO
Inventive Step (IS)	Claims <u>1-14</u>	YES
	Claims <u>NONE</u>	NO
Industrial Applicability (IA)	Claims <u>1-14</u>	YES
	Claims <u>NONE</u>	NO

2. CITATIONS AND EXPLANATIONS

Claims 1-14 meet the criteria set out in PCT Article 33(2)-(3), because the prior art does not teach or fairly suggest the claimed invention as a whole including the steps of bonding the second wafer to the first wafer using the layer of bonding material, so that the stud makes electrical contact with the via.

Claims 1-14 meet the criteria set out in PCT Article 33(4), and thus meet industrial applicability because the subject matter claimed can be made or used in industry.

----- NEW CITATIONS -----

WO 2004/059720

PCT/US2002/041181

AMENDED CLAIMS

[received by the International Bureau on 08 July 2003 (08.07.03);
original claims 5, 6, 9 and 11-14 amended]

8 forming a layer of conducting material (24) in said opening;
9 providing a third wafer (3) having a front surface (3a), the third wafer having
10 devices formed therein adjacent to the front surface thereof;
11 forming a stud (37) on the front surface (3a) of the third wafer;
12 forming a layer of bonding material (36) on the front surface (3a) of the third
13 wafer, the studs projecting vertically therefrom;
14 aligning the stud (37) to the opening (23) in the back surface of the second wafer;
15 and
16 bonding the third wafer to the second wafer using the layer of bonding material
17 (36), so that the stud (37) of the third wafer makes electrical contact with the via (22) of the
18 second wafer, with the stud (27) of the second wafer, and with the via (12) of the first wafer.

1 3. A method according to claim 1 or claim 2, characterized in that said step of removing
2 material causes the wafer to have a thickness of less than 20 μ m.

1 4. A method according to claim 1 or claim 2, further comprising the step of attaching a
2 handling plate (15) to the front surface (1a) of the first wafer (1) using a layer of bonding
3 material (16).

1 5. A method according to claim 1 or claim 2, further comprising the step of forming a
2 conducting body (102) in one of the first wafer (1) and the second wafer (2) and connecting
3 to the via (12/22) in the wafer, the conducting body extending laterally under the devices of
4 the wafer, and characterized in that the opening (103) in the back side of the wafer is
5 separated laterally from the via in accordance with the lateral extent of the conducting body
6 (102).

AMENDED SHEET (ARTICLE 19)

14

WO 2004/059720

PCT/US2002/041181

1 6. A method according to claim 1 or claim 2, further comprising the steps of:
2 forming an additional opening (113) in the back surface of the first wafer;
3 forming an additional layer of conducting material (114) in said additional
4 opening;
5 forming an additional stud (127) on the front surface of the second wafer; and
6 aligning the additional stud (127) to the additional opening (113) in the back
7 surface of the first wafer;
8 and characterized in that said step of bonding the second wafer to the first wafer forms a
9 connection between the additional stud (127) and the additional layer of conducting material
10 (114) for conducting heat between the second wafer and the first wafer.

1 7. A method according to claim 6, characterized in that the additional layer of conducting
2 material (114) is electrically insulated from the via (12).

1 8. A method according to claim 2, further comprising the steps of:
2 forming an additional opening in the back surface of the second wafer;
3 forming an additional layer of conducting material in said additional opening;
4 forming an additional stud on the front surface of the third wafer; and
5 aligning the additional stud to the additional opening in the back surface of the
6 second wafer;
7 and characterized in that said step of bonding the third wafer to the second wafer forms a
8 connection between the additional stud and the additional layer of conducting material for
9 conducting heat between the third wafer and the second wafer.

1 9. A method according to claim 1 or claim 2, characterized in that said bonding material is a
2 thermoplastic material.

1 10. A method according to claim 9, characterized in that the thermoplastic material is
2 polyimide.

AMENDED SHEET (ARTICLE 19)

15

WO 2004/059720

PCT/US2002/041181

- 1 11. A method according to claim 1 or claim 2, further comprising the step of attaching the
2 three-dimensional integrated device (100) to a multichip module (300).
- 1 12. A method according to claim 1 or claim 2, further comprising the step of attaching the
2 three-dimensional integrated device (401) to an insulating layer having wiring formed therein
3 (450) using a stud-via connection.
- 1 13. A method according to claim 2, characterized in that the first wafer and second wafer
2 have cache memory devices, and the third wafer has logic devices.
- 1 14. A method according to claim 2, characterized in that at least one of the first wafer, the
2 second wafer and the third wafer includes a MEMS device.

AMENDED SHEET (ARTICLE 19)

16